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Abstract A new approach to achieve a switched-capacitor performed the same technique using just a single op-amp
multiply-by-two gain-stage with reduced sensitivity to but in four phases designed to be used just in pipelined
capacitors' mismatches is presented in this paper. It is based ADCs. A technique has been presented in [3] operating in
on sampling fully differential input signals onto both plates of four phases using two op-amps designed to be used just in
the input capacitors rather than sampling onto one plate of the the pipelined ADCs too. Lee et. al. has proposed a technique
capacitors with the other tied to a reference. It uses one using one op-amp in two phases by swapping a number of
operational amplifier (op-amp) in two phases to produce the sampling and feedback capacitors [4]. We have proposed a
gain of two (x2). Comparing to the conventional multiply-by- technique using one operational amplifier in three phases
two gain-stage, the mismatches between the capacitors has a which can be applied to a general SC MBT amplifiers [5].
much smaller influence on the accuracy of the gain of two (x2).
Analytical and circuit-level analysis of the architecture and the In this paper, another new MBT Gain Stage (GS) is
conventional structure are presented using a generic 0.35pm presented which suppresses the dependency of the input-
CMOS technology. gain of two (x2) to the capacitors' mismatches. It uses one
op-amp in two phases to produce a gain of two using just
I. INTRODUCTION four capacitors (in fully differential mode) avoiding a
Process variation in fabrication of high resolution complicated switching scheme. While having one op-amp
high speed Analogue to Digital Converters (ADCs) is one of gives the benefit of lower power consumption for the block,
the biggest sources of accuracy degradation. In Switched- operating just in two phases results in more capability for
Capacitor (SC) systems, it causes mismatches between the higher speed and lower power consumption too.
fabricated capacitors and changes the whole system's In section two, the conventional MBT-GS and the effects
transfer function. Although some systems like delta-sigma of the capacitors' mismatches are presented. Section three
modulators can tolerate these mismatches, high resolution describes the proposed GS and the circuit technique used for
ADCs like pipelined ones are highly influenced by the compensation. Simulation results and evaluations are
capacitors' mismatches [1]-[3]. presented in section four, with conclusions given in section
A standard pipelined ADC is a cascaded of several serial five
converters made of one bit ADCs. In each stage, one bit is II. CONVENTIONAL MBT-GS
extracted. Each stage performs the same function of
sampling the output of the pervious stage, multiplies it by A conventional MBT block is illustrated in Fig. 1.
two and adds to or subtracts from a reference voltage. So, During the first phase, the differential input signal is
the fundamental function of each stage of a typical pipelined sampled by four nominally identical capacitors. In the
converter relies on a Multiply-By-Two (MBT (x2)) block. A second phase, two of the capacitors are connected to the
gain error in this function results in nonlinearity in the feedback paths and the others are bottom-plate-sampled by
ADC's transfer function and decreases the accuracy of the the reference voltages. So, nominally the output will be
converter. Therefore, each MBT blocks needs an accuracy (2XVm ±l XVref). However, the accuracy of input-signal-gain
and linearity which is as much as the whole of the following (x2) and the reference-signal-gain (x 1) are strongly related
stages [1]. to the mismatches between the four input capacitors.
Considering just the mismatches, to have 60dB (nearly 10-
As will be seen in the second section, the accuracy of the bit) resolution for the whole converter, the capacitors'
gain of two (x2) in the conventional MBT blocks which are mismatches of these GSs must be better than 0.050o. Such a
implemented using the SC approaches is directly restricted matching-requirement especially when other nonidealities
by the mismatches between the capacitors. There have been and nonlinearities are taken into accounts is the biggest
some attempts to overcome this problem in the analogue problem and bottleneck to achieving higher resolutions in
domain especially in pipelined ADCs using CMOS such converters.
processes [1]-[5]. Song et. al. in [1] performed capacitor
error-averaging using two op-amps in three phases to cancel This paper concentrates the correction of the input-signal
out the mismatch errors in the analogue domain. Chio in [2] gain (x2) rather than the reference-voltage gain (used in
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c2 02 01 In the sampling phase (b1), as shown in Fig. 2(c), the
differential input signal is sampled via both plates of
-iI-+ capacitors C, and C3. So;
Vin VA C V Q ( l)=ClVI , QC,(0)=-C3VJ (3)
1 < 023 C3 _/ In this phase the op-amp is not loaded and can be reset.
><,,++ Capacitors C2 and C4 do not play a big role in storing or
'Ad 1 l 1transferring the charge (in both phases). They are considered
here as they could be used for amplifying the reference
voltages in pipelined ADCs or in the general case can be
treated as the op-amp's input capacitances.
Fig. 1. The schematic of the conventional MBT-GS (Old iS the delayed
version of 01). During the holding phase (02), two capacitors C1 and C3
pipelined-ADCs' stages). So, for the sake of generalization, are placed on the feedback path of the op-amp. As has been
. ^ ' .............. . ,, ,' ............mentioned earlier, for the sake of generalization, thethe reference voltages are considered to be zero throughout
the paper. However, it is worth mentioning that the reference voltages are set to zero and so during phase (02)
precision of the reference voltages' gain in pipelined-ADCs capacitors C2 and C4 remains connected to the ground
is an important issue and affects the whole ADC's terminal. Assuming an ideal op-amp, the output voltage is:
performance. Q'(C2) _Q2 3 ( 2 )V= C_ VnC3= (4)
To demonstrate the effect of the capacitors' mismatches VO C C3 Cl C3 in
at the output of the conventional MBT (x2) block shown in
Fig. 1, the capacitors are assumed to be slightly mismatched Equation (4) shows that the output voltage does not depend
from their ideal value, C, i.e.: on the capacitors and therefore does not suffer from the
mismatches between the capacitors, as was the case in theCj= C(I + o), i = 1,2,3,4 (1) conventional MBT-GS.
where ( 1 92 3, 4 <<1 are the Gaussian random variables Like all other analogue circuits, the performance of the
of the relative mismatch error with a mean of zero and a system could be affected by many unwanted nonidealities
variance (actual variance divided by the square of the mean and nonlinearities. Although in the ideal case of the
value) of UC2. Applying the charge conservation law and proposed architecture, it seems that the mismatch problem is
assuming an ideal op-amp, the output voltage will be: completely removed, there are some nonidealities degradingits precision. There are two main obstacles: the charge
= ++C2 C3+C4 Vfn injection and the parasitic capacitors.
C2 C4 2 (2) 0 d 02
VO0 (gl - g2 + g3 - g4) 1 o
Vin 2 01
_clT~0
Assuming 61, 62, 63, and 64 are uncorrelated, we have h ±
E[g]=2 and Varr"1[g]= 7c2/4 where E[] and Varre,[] T
denote the mean (expectation) and the relative variance. It Vin
is clear from this that the capacitors' mismatches affect the IT
accuracy of the gain directly. C4 +
ol C 02 "-0
111. THE PROPOSED MISMATCH-INSENSITIVE MBT-GS 3
Sampling the differential input signal via both plates of Old (a) 02
the input capacitors can be used to reduce the mismatch
sensitivity of the gain in the conventional MBT-GSs, (which c=i| l
was shown in equation (2)). The simple realization of the C2T + T +
proposed technique is shown in Fig. 2. Unlike the Vin T CT
conventional one in which the charge stored on the X -4T c4T 0/
capacitors in the sampling phase are transferred between the T -
different capacitors, in this structure, the charge in each
capacitor is retained and is almost constant during the two apigl) Hdn(0 Pse
phases and hence the voltage across them remains almost (b)
constant. Fig. 2. The proposed MBT-GS technique (a) the whole schematic (b) the
structure in each phase.
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Old 02
I---------------4s"~-------- ---------------------------- ," -------------------U ig ti eh d h n ane h re w l p e r aUsing this method, the unwanted charge will appear as a
+Vin/2 c common-mode input and will be attenuated in the
--- ¢1 a ,¢1 differential mode output by the Common Mode Rejection
----'"' "'-",'/82 j}t 02 t Ratio (CMRR). Fig. 4 shows the whole proposed technique
-C>T c- with the compensation circuit which circumvents the
-Vin/2, / \ 2 1 ----"-- identified shortcomings.
As shown in this figure, the complementary version of
each sampling circuit is added to the op-amp. In the holding
Fig. 3. The nonlinear parasitic capacitor affecting the precision ofthe GS. phase (02) each complementary circuit is connected to an
Charge injection is due to mobile channel charge, which input node of the op-amp which its corresponding pair is
is a function of the channel voltage, injected into the connected to another one. For example, in the holding phase
sampling capacitors when the input switches turn off. A (02), while the Cl-circuit is connected to the inverting input
fraction of the charge goes to each terminal of the switch node of the op-amp, its complement (the CuI-circuit) is
depending on the ratio of the terminal's capacitances, the connected to the non-inverting one.
switch parameters and the rise and fall time of the clock. So, As shown in Fig. 4, during the fist phase ( both plates
the charge going to the sampling capacitor can not be of C'1 are connected to the same potential, Inn. So, the
predicted easily. If the clock is sharp enough or the parasitic capacitor in the node all is charged to a similarterminals have the same impedance, the channel charge will level as the one in node a1. Likewise, the parasitic capacitor
split symmetrically, otherwise, it will mostly flow to the in the node a33 is charged to a similar level as the one in
terminal having the lower impedance [6]. Several node a. On the other hand at the end of this hase, as
techniques are used to minimize this problem such as usmgg
c
fully differential structure, bigger capacitors, dummy delayed clocks (isand ld) are used (Fig. 4), first one plate
switches and delayed clocks (Bottom Plate Sampling ofthe capacitors iS disconnected from the iput signal (the
(BPS))[6]. BPS, the most effective and widely used one connected to ax node) followed by the other plate. So,
mechanism, is not beneficial in our structure as the input having the same capacitors and switches, the charge
capacitors are sampled on both plates and none of their injections into C1 and its counterpart C11 (both come from
plates are connected to a constant/reference voltage (which the switches driven by
C
is almost the same and similarly
is the fundamental basis of the BPS technique). As shown in the same for C3 and C33.
Fig. 3 (the single-ended version of the proposed technique), During the holding phase (02), while C1 is placed in the
whether the switch S1 or S2 is getting turned off first, feedback between the output and the inverting input, itsbecause they are both connected to the input source signal, counterpart C11 is connected to the non-inverting input. So
the portion of their channel charge ('Qch) which follows to the same charge error that enters into the inverting node is
the sampling capacitor C1 will be input-signal-dependent. injected to the non-inverting node. It works in the same way
Therefore, the accuracy of the sampling and so the precision for C3 and C33. Having this, the output ofthe GS will be:
of the gain oftwo (x2) will be degraded.
Another problem of the proposed technique arises from V (02) = 2V + AQCh + AQ(P (6)
the parasitic capacitors at node a as shown in Fig. 3. This C
capacitance that is the summation of the parasitic plate where AQch and AzQcp are the charge errors in the
capacitance of C1 and the two parasitic ones of the compensation of charge-injection and parasitic capacitors,
connected switches is modeled by Cp. The latter term, i.e. respectively. The complementary circuits were designed
the switches' parasitic capacitances are nonlinear and have with the same structures and sizes as their counterparts and
the worst effect [7]. In the first phase (01), Cp is charged by d 02
the voltage of around -VM,/2. In the next phase (02), this cl
undesirable charge is completely induced to the inverting 0
input node of the op-amp and so is pushed into Clwhich is I- a3'3 -
In,
now in the feedback. Considering both the charge injection c
and the parasitic capacitors, for a fully differential structure, C2






To compensate these errors, an opposite amount of a,
charge equal to the charge induced parasitically by Cp plus nlo /0
the switches' charge-injection to the feedback capacitors T:
during the second phase (0b2) should be induced into the 'Aid
inverting and non-inverting input nodes of the op-amp. Fig. 4. The proposed technique including the compensation circuit.
4881
100 80 around 2, the gain ofthe proposed one just varies in the span
c80 lk60 of almost 0.2mV. In these circuit-level simulations, the 3a-
= 60 | | | |. i ^ relative-mismatch of the gain for the conventional was
a) 40 l ||| . 40 5.1 x 10-3 while it was 6.4x 10-5 for the proposed one, which is
280 times smaller. The smaller the switches and the parasitic20 20_ capacitors of nodes ai in IFig. 4, the more improvement one
1.98 1.99 2 2.01 2.02 1.9997 1.9998 1.9999 2 2.0001 2.0002 get. The output Power Spectral Density (PSD) of the
(Gain GS(b)in proposed architecture for a single tone, shown in Fig. 5(d),
assures us that the new architecture does not introduce
T-1 e linearity problems. It has around 107dB Spurious-Free-2 01 ~ToonvwepsiofIf ieniesl Dynamic-Range (SFDR) in the worst case of 500 Monte
2 005L R FCarlo simulations.
iso15 Using the bigger capacitors, smaller switches (i.e. better
technology) and careful layout could also reduce the gain
mismatch further. Employing this technique, the accuracy of
V 22 ~~~~~~~~~~~MBT-GSs will be mostly limited by the op-amps' DC gain
'A-5 2.1 215 223. 0 1 and linearity not by the capacitors' mismatches as was the
Thiio$ x dX Re4u#nqJHz) X case in the conventional ones previously reported.
(c) (d)
Fig. 5. Evaluation of the proposed structure using 500 Monte-Carlo
simulations with a 1% relative-mismatch for the capacitors and V. CONCLUSION
switches, (a) The histograms of the gain of the typical (b) and the In this paper, a new SC multiply-by-two (x2) gain-stage
proposed architecture. (c) The transient gain variation of both with reduced sensitivity to capacitors' mismatches has been
topologies. (d) The output PSD for a single tone input signal. presented. The technique is based on sampling fully
should be laid out carefully to have the best matching differential input signals via both the plates of the sampling
between the parasitic capacitors and make their charge- capacitors using one op-amp in two phases. To reduce the
injections identical. With this, the whole error will appear as unwanted effects of the parasitic capacitors and also the
a common-mode signal and will hence be decreased by a switches' charge injections, a compensation circuit has been
factor equal to the CMRR of the op-amp. incorporated. Performing Monte-Carlo circuit-level
simulations clearly showed the mismatch-relaxation of the
It is a difficult task to derive a straight equation like new architecture compared to the conventional structure.
equation (2) for this circuit. However, it can be seen from
equation (6) that the charge-error is not caused by the
mismatch between the big sampling capacitors (as was the VI. REFERENCES
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